Return to Article Details Ultra-Low Power SoC Designs Using Hybrid Clock-Gating Mechanisms Download Download PDF